passEverything is awesome!
Scanned: about 5 hours ago
SystemVerilog-1800-2012
Unified hardware design, specification, and verification language + One functional verification methodology for everyone.
License: Permissive (MIT)
Published: over 5 years ago
Publisher: gvekonySAFE Assessment
Compliance
Licenses
No license compliance issues
Secrets
No sensitive information found
Security
Vulnerabilities
No known vulnerabilities detected
Hardening
No application hardening issues
Threats
Tampering
No evidence of software tampering
Malware
No evidence of malware inclusion