failIncident: Malware
Scanned: 3 days ago
SystemVerilog and Verilog Formatter
Beautify SystemVerilog and Verilog code in VSCode through Verible
License: Permissive (MIT)
Publisher: bmpenuelas
Published: 4 months ago
Publisher: bmpenuelas
SAFE Assessment
Compliance
Licenses
No license compliance issues
Secrets
50 debugging symbols found
Security
Vulnerabilities
No known vulnerabilities detected
Hardening
43 baseline mitigations missing
Threats
Tampering
No evidence of software tampering
Malware
3 malicious components found
IMPORTANT: This package had 5 malicious incidents in the last 2 years
INCIDENTS FOR THIS VERSION:
malware
Learn more about malware detection