Spectra Assure
Community
warningRisk: Hardening
Scanned: 6 days ago

SystemVerilog and Verilog Formatter

Artifact:
latest
Beautify SystemVerilog and Verilog code in VSCode through Verible
License: Permissive (MIT)
Published: 8 months ago
Publisher: bmpenuelas

SAFE Assessment

Compliance

Licenses
No license compliance issues
Secrets
50 debugging symbols found

Security

Vulnerabilities
No known vulnerabilities detected
Hardening
43 baseline mitigations missing

Threats

Tampering
No evidence of software tampering
Malware
No evidence of malware inclusion

This website uses cookies to ensure the best website experience. By continuing to use this website you are giving your consent to cookies being used. Detailed information about our use of cookies is here.